EPM7256BQC208-5

high-density, high-performance device, QFP, –0.5 to 4.6 V, –25 to 25 mA, High-performance

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~2.00

PartNumber:: EPM7256BQC208-5

Brand:: Altera Corporation - ALTR | Pack: QFP | D/C: 03+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Cherry's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-11-09

From Other Seller

Part Number:EPM7256BQC208-5
US $1.00 - 2.00
74AHC2G08VS SOP-8

US $2.00 - 2.00 / Piece
(0) Remove
CM2030-A0TR

US $0.92 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM7128AELC84-5 is a high-density, high-performance device based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EPM7128AELC84-5 operates with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz.

Parametrics

EPM7256BQC208-5 absolute maximum ratings: (1)VCC, Supply voltage With respect to ground: –0.5 to 4.6 V; (2)VI, DC input voltage: –2.0 to 5.75 V; (3)IOUT, DC output current, per pin: –25 to 25 mA; (4)TSTG, Storage temperature No bias: –65 to 150℃; (5)TA, Ambient temperature Under bias: –65 to 135℃; (6)TJ, Junction temperature BGA, FineLine BGA, PQFP, and TQFP packages, under bias: 135℃.

Features

EPM7256BQC208-5 features: (1)High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX (MAX)architecture; (2)3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability; (3)MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532; (4)EPM7128A and EPM7256A device ISP circuitry compatible with IEEE Std. 1532; (5)Built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1; (6)Supports JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71; (7)Enhanced ISP features ; (8)Enhanced ISP algorithm for faster programming; (9)ISP_Done bit to ensure complete programming; (10)Pull-up resistor on I/O pins during in-system programming; (11)Pin-compatible with the popular 5.0-V MAX 7000S devices; (12)High-density PLDs ranging from 600 to 10,000 usable gates; (13)Extended temperature range.