MPC855TZQ80D4

power quad integrated communications controller, QFP, –0.3 to 4.0 V, On-chip bus arbitration logic

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~2.00

PartNumber:: MPC855TZQ80D4

Brand:: Motorola, Inc - Motorola | Pack: QFP | D/C: 03+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Cherry's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-11-10

From Other Seller

Part Number:MPC855TZQ80D4
US $1.00 - 2.00
EKY-160ELL121MF11D

US $0.10 - 1.00 / Piece
(0) Remove
TMS320C6414TBGLZA7

US $58.00 - 65.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The MPC855TZQ80D4 is a power quad integrated communications controller (PowerQUICC). It is a versatile one-chip integrated microprocessor and peripheral combination designed for a variety of controller applications. The MPC855TZQ80D4 particularly excels in communications and networking systems. The MPC855TZQ80D4 is referred to as the MPC860 in this hardware specification.

Parametrics

MPC855TZQ80D4 absolute maximum ratings: (1)Supply voltage, VDDH: –0.3 to 4.0 V; VDDL: –0.3 to 4.0 V; KAPWR: –0.3 to 4.0 V; VDDSYN: –0.3 to 4.0 V; (2)Input voltage, Vin GND: – 0.3 to VDDH V; (3)Temperature (standard), TA(min): 0℃; Tj(max): 95℃; (4)Temperature (extended), TA(min): –40℃; Tj(max): 95℃; (5)Storage temperature range, Tstg: –55 to 150℃.

Features

MPC855TZQ80D4 features: (1)Embedded single-issue, 32-bit core (implementing the Power Architecture technology) with thirty-two 32-bit general-purpose registers (GPRs); (2)Contains complete dynamic RAM (DRAM) controller; (3)Each bank can be a chip select or RAS to support a DRAM bank.; (4)Up to 15 wait states programmable per memory bank; (5)Glueless interface to DRAM, SIMMS, SRAM, EPROM, Flash EPROM, and other memory devices; (6)DRAM controller programmable to support most size and speed memory interfaces; (7)Four CAS lines, four WE lines, and one OE line; (8)Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory); (9)Variable block sizes (32 Kbytes to 256 Mbytes); (10)Selectable write protection; (11)On-chip bus arbitration logic.