EP20K400EFC672-2X

PLD, LUT-based and productterm-based device, system controller, BGA, 3.6 V, High density

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~2.00

PartNumber:: EP20K400EFC672-2X

Brand:: Altera Corporation - ALTR | Pack: BGA | D/C: 06+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Cherry's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-11-07

From Other Seller

Part Number:EP20K400EFC672-2X
US $1.00 - 2.00
74AHC2G08VS SOP-8

US $2.00 - 2.00 / Piece
(0) Remove
IRF9540NPBF

US $0.50 - 3.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EP20K400EFC672-2X is first PLD designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. The EP20K400EFC672-2X is configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller.

Parametrics

EP20K400EFC672-2X absolute maximum ratings: (1)VCCINT, Supply voltage With respect to ground: –0.5v min, 3.6 V max; (2)VCCIO: –0.5v min, 4.6 V max; (3)VI, DC input voltage: –2.0v min, 5.75 V max; (4)IOUT, DC output current, per pin: –25mA min, 25 mA max; (5)TSTG, Storage temperature: –65 to150 ℃ at No bias; (6)TAMB, Ambient temperature Under bias: –65 to 135 ℃; (7)TJ, Junction temperature:135 ℃ max at PQFP, RQFP, TQFP, and BGA packages,under bias;150 ℃ max at Ceramic PGA packages, under bias.

Features

EP20K400EFC672-2X features:(1)Industry first programmable logic device (PLD) incorporating system-on-a-programmable-chip (SOPC) integration; (2)High density; (3)Designed for low-power operation; (4)Flexible clock management circuitry with up to four phase-locked loops (PLLs); (5)Advanced interconnect structure; (6)Advanced packaging options; (7)Advanced software support.